OM

9574234622

Sujal Patel (+918121564132)

PM 1(B)

ECE

Digital Circuits.

Dr. Chakrapani.

Yerramsetty Chakri @ gmail.com.

Best of luck

☆ Multivibrators using logic gates.

Applications

① Astable Multivibrators → Square wave generator (Free running MV)

② Monostable Multivibrators → { (a) Pulse generator (b) Pulse stretcher. (One shot MV)

③ Bistable multivibrators → 1-Bit memory.

* Astable Multivibrators Using logic gate.



'0', '1' = Unstable States.



∴ $\boxed{T = 60\ ns}$

→ Time period of Square wave

$\boxed{T = 2 \times (\text{Sum of Propagation Delays of all Inverters})}$

∴ $\boxed{f = 1/T}$

* Bistable Multivibrators.



NOTE:

→ If odd no. of Inverters then Astable MV.

→ If even no. of Inverters then Bistable MV.

* Monostable Multivibrator



→ After T_1, the feedback value at gate-① input is equal to '1' which means the $V_a = 0$. Capacitor Charges to +5 V with time Constant RC.

→ Ones capacitor Charges to +5 Volts.

V_b = logic '1' => $\boxed{V_0 = 0}$ and $\boxed{V_a = 1}$ and

hence the capacitor discharges.

* Pulse Stretching.



Ex- Determine the following multivibrators:

a)



→ So, it is Astable mv.

b)



→ Astable mv.

c)



So, it is Astable mv

(4)



III



→ Now it is look like monostable MV.

So, given ckt is monostable MV.

Ex- In the following circuits determine the values of $Q_2, Q_1, Q_0 = ?$ if it is counting the following sequence → 101, 010, 110

→



→ This is nothing but design a Sync Counter using D-FF which counts through the states 5, 2, 6, 5, ...

→ at time of design use excitation table

→ at time of analysis use truth table.

→

	P.S.			N.S			FF Inputs		
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	D_2	D_1	D_0
(5)	1	0	1	0	1	0	0	1	0
(2)	0	1	0	1	1	0	1	1	0
(6)	1	1	0	1	0	1	1	0	1

→ $\boxed{D_2 = Q_1}$ $\quad D_2 = \Sigma m(2,5) + d(0,3,1,4,7)$

→



$\therefore \quad D_1 = \bar{Q}_2 + Q_0.$

$D_1 = \Sigma m(6) + d(0,1,3,4,7)$

Q_0Q_1 / Q_2	00	01	11	10
0	X	X	X	0
1	X	0	X	1

$D_1 = \bar{Q}_0 Q_2 (Q_1) Q_2 \cdot Q_1$

✡ Logic Families:

* Transistor as an Inverter:



$V_{BE,cutoff} = 0.8V$

$V_{BE,active} = 0.7V$

$V_{BE,sat} = 0.8V$

(i) $V_i = 0V$; Q is OFF $\Rightarrow$ $V_o = +5V$.

(ii) $V_i = +5V$; Q is ON $\Rightarrow$ $V_o = V_{CE,sat} = 0.2$.

$\rightarrow$ $I_B \geq I_{B,min}$.

where $I_{B,min} = \dfrac{I_{C,sat}}{h_{FE}}$.

$\therefore$ $I_B \geq \dfrac{I_{C,sat}}{h_{FE}}$.

$\therefore$ $\boxed{h_{FE} I_B \geq I_{C,sat}}$ $\rightarrow$ For Q to be in Saturation.

$\rightarrow$ $I_{C,sat} = \dfrac{V_{CC} - V_{CE,sat}}{R_L} = \dfrac{5 - 0.2}{1K} = 4.8\ mA.$

$\therefore$ $I_B = \dfrac{V_i - V_{BE,sat}}{R_b} = \dfrac{5 - 0.8}{22} = \dfrac{4.2}{22} = 0.19\ mA$

$\therefore$ $h_{FE} I_B = (20)(0.19) = \boxed{3.8\ mA.}$

* Q is not in Saturation, because,

$\boxed{h_{FE} I_B < I_{C,sat}}$

NOTE: In the above circuits If $h_{FE} = 30$ then

then $h_{FE} I_B = (30)(0.19) = 5.7\,mA.$

$\therefore \boxed{I_{C(sat)} = 4.8\,mA.}$

So, Transistor is in saturation, because

$h_{FE} I_B > I_{C(sat)}$.

* Transistor switching time:



t_d = delay time.

t_r = Rise time.

t_s = Storage time.

t_f = fall time.

→ $t_{ON} = t_d + t_r$.

$t_{OFF} = t_s + t_f$.

* Parameter of Logic gates:



$$V_{OH} > V_{IH} > V_{IL} > V_{OL}.$$

2) Noise margin:

→ It is the amount of noise that can be allowed without disturbing the normal operation of logic gates.

$$NM_H = V_{OH} - V_{IH} = 2.4 - 2.0 = \boxed{0.4V}$$ (-ve noise)

$$NM_L = V_{IL} - V_{OL} = 0.9 - 0.4 = \boxed{0.5V}$$ (+ve noise)

$$\therefore N.M. = \min(NM_H, NM_L).$$

$$= \min(0.5, 0.4).$$

$$\therefore \boxed{NM = 0.4V}$$

③ Fanout:

→ It is the no. of standard load o/p of gate can drive without impairing its normal operation. The standard load is input current of a logic gate which belongs to the the family of driving gate.

(a)



$$Fan\ out_H = \frac{I_{OH}}{I_{IH}} = 10.$$

(b)



$$Fan\ out_L = \frac{I_{OL}}{I_{IL}}$$

$$= \frac{24}{2}$$

$$Fanout_L = 12$$

→ Fanout = min ($Fanout_H$, $Fanout_L$).

= min (10, 12)

∴ **Fanout = 10**

④ FOM (figure of Merit).

→ Prop. delay (ns) × power dissipation (mW)

⇒ picojoules (PJ).

→ It is used to compare two gates in terms of its performance.

→ ① DTL
② modified DTL
③ TTL
④ ECL.

① DTL (Diode Transistor Logic).



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

D_A, D_B, D_C are ON
D_1, D_2, Q are OFF $\Rightarrow Y = +5V$.

D_1, D_2, Q are OFF $\Rightarrow Y = +5V$

D_A, D_B, D_C are OFF
D_1, D_2 & Q are ON,
$Y = V_{CE,sat} = 0.2\,V.$

So, it is NAND gate.



→ (i) when Q is on the voltage at P

$$V_P = 0.7 + 0.7 + 0.8 = \boxed{2.2\ V.}$$

(ii) when Q is OFF $\Rightarrow V_P = 0.7 + 0.2 = \boxed{0.9\ V.}$

→ For 'Q' to be in saturation.

$$h_{FE} I_B \geq I_{C,sat} + N.I.$$

$$I_{C,sat} = \frac{5 - V_{CE,sat}}{2.2} = \frac{4.8}{2.2} = \boxed{2.18\ mA.}$$

Stand. Load $I = ?$

$$I = \frac{5 - V_A' - V_{CE,sat}}{5} = \frac{5 - 0.7 - 0.2}{5}.$$

$$\therefore \quad I = \frac{4.1}{5} = \boxed{0.82\,mA}$$

$$\rightarrow \quad I_1 = \frac{5 - V_P}{5} = \frac{5 - 2.2}{5}.$$

$$\therefore \quad I_1 = \frac{2.8}{5} = \boxed{0.56\,mA}$$

$$\rightarrow \quad I_2 = \frac{V_{BE,sat}}{R_b} = \frac{0.8}{5} = \boxed{0.16\,mA}$$

$$\therefore \quad I_B = I_1 - I_2 = 0.56 - 0.16$$

$$\therefore \quad \boxed{I_B = 0.4\,mA}$$

Let, $h_{FE} = 30$.

$$\therefore \quad 30 \times 0.4m \geq 2.18m \times N + N.(0.82)m$$

$$\therefore \quad 12 \geq 2.18 + (0.82 \times N)$$

$$\therefore \quad 9.82 \geq 0.82 \times N$$

$$\therefore \quad N \leq \frac{9.82}{0.82}.$$

$$\therefore \quad N = 11.97$$

$$\therefore \quad \boxed{N = 11}$$

$$\therefore \quad \boxed{\text{Fanout} = 11}$$

→ In OTL two Diodes D_1 & D_2 are used to increase the noise margin of the logic gates.

→ In OTL, the R_b resistor is used to reduce the Storage time of the transistor which in turn reduces the switch off time of the transistor.

(2) Modified OTL Gate:

→ In modified DTL the Diode D_1 is replaced by a transistor in active region which increases the base current of Q. hence the fanout of the Logic increases

→



→ 'Q' is in Active region.

(3) TTL : (Transistor Transistor Logic). (saturated).

→ (a) open Collector.
(b) Totempole.
(c) Tri-state.

→ (a) open collector.



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

→ Q1 is in forward Active region mode
Q2 and Q3 are OFF ⇒ Y = +5V

→ Q1 is in Reverse active
Q2 is ON, Q3 is ON, Y = $V_{CE,sat}$
Y = 0.2V

→ So, it is NAND gate.



✱ Advantages:

→ (1) Open collector TTL

→ Wired - AND Logic. ✓





* Disadvantage:

→ In open collector TTL the stray capacitance at the i/p of the driven gate takes more time to change the voltage levels. because of high time constant $\tau = RC$, where R = pull up Resistor.



(2) Totempole: TTL;

→ To increase the speed of TTL the passive pull-up Resistor is Replace by active pull up which is a Emitter follower whose current gain is more and the o/p Resistance is less. Hence, the time constant is $\tau = R_o \cdot C$

Where $\tau = R_o \cdot C$

Where, R_o = output Resistance of Emitter follower.

→



Q_4 → Emitter follower

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

→ Q_1 is in Forward Active mode
Q_2, Q_3 are OFF ⇒ $Y = +5V$
Q_4 ON

→ Q_1 is Reverse Active mode
Q_2, Q_3 are ON,
$Y = V_{CE,sat} = 0.2\,V$.
Q_4 OFF, D is OFF.

→ In, TTL Logic floating inputs are considered as Logic-1.

→ Q_2 is called phase spliter because it will maintain the exclusive condition betⁿ Q_3 & Q_4. that is one of them is on other one is off.

* Advantage:

→ High speed of operation because of less time constant $\tau = R_o \cdot C$

→ R_o = output resistance emitter follower.

* Disadvantge:

→ (i) As switch off time is more than switch on time, for a short period of time Both Q_3 & Q_4 will be in the on condition which results in large current drawn from the supply.

(ii) Wired And logic is not possible. with totempole & TTL.

⇒ To improve the speed of Totem pole TTL Q_4 and D are replaced by Darlington pair which has high current gain and very low o/p resistance.

③ Tristate TTL:

→



If $C=0$ ⇒ $y = \overline{A \cdot B}$

If $C=1$ ⇒ $y = 'z'$. high Imp. state.

→ when $C=1$

⇒ 'Both 'Q_3' and 'Q_4' will become OFF.

→ Tri-state TTL are used in Bus configuration of micro Computer.

③ ECL (Emitter Coupled Logic).

(or) Non-Saturating Logic.

CML (Current mode logic).



i.e. $V_i = -1.8V$

$V_{BE_1} = -1.8 - (-5.2)$

$\therefore V_{BE_1} = 3.4$ V.

$V_{BE_2} = -1.3 - (-5.2)$

$V_{BE_2} = 3.9V$



$\therefore V_{C2} = -I_{C2} \cdot R_{C2}$.

$\therefore V_{C2} \approx -I_{E2} \cdot R_{C2}$.

$\therefore I_{E_2} = \dfrac{V_{BB} - V_{BE} - V_{EE}}{0.9}$.

$\therefore = \dfrac{-1.3 - 0.7 - (-5.2)}{0.9}$

$\therefore I_{E_2} = \dfrac{3.2}{0.9} = 3.555$ mA

$\therefore V_{C2} = -0.9V$

V_i	Transistor	outputs.
'0' = -1.8V	Q_1 OFF Q_2 ON (Active Region)	$V_{C1} = 0$; $V_1' = -0.7$ ('1'). $V_{C2} = -0.9V$; $V_{C2} = -0.9 - 0.7$ $= -1.6V$ ('0').

V_i	Transistor	outputs.
'1'	Q_2 OFF	$V_{c1} = -0.9V$; $V_{c1}' = -1.6V$ ('0').
$(-0.8V)$	Q_1 ON (Active region)	$V_{c2} = 0$; $V_{c2}' = -0.7$ ('1').

(ii) If $V_i = '1' = -0.8V$.

$V_{BE1} = 4.4V$;

$V_{BE2} = 3.9V$.

Hence Q_1 conducts, Q_2 is OFF.

→ From the above table we can observed that $\boxed{V_{c1}' = \overline{V_i} \quad \& \quad V_{c2}' = V_i}$

→



*Advantage:

→ High speed of operation because it is in non-saturating logic.

→ No current spikes.

→ High Fanout (≈ 25).

④ Both NOR and OR gates are available.

⑤ Wired-OR logic is possible.



* Disadvantages:

① High power dissipation because the Transistors operate in active region.

② the Noise margin of ECL gate is very less. [≈ 0.31 V].

Sr. No.	Parameters	Bipolar			MOSFET family	
		DTL	TTL	ECL	MOS	CMOS
1)	Fanout	8	10	25	20	>25
2)	Power Dissipation (mW)	8-12	12-22	40-55	0.2-1	0.01.
3)	Prop. Delay.	30	6-12	1-4	300	70x
4)	Noise Immunity	Good	very good	Fair	Good	very good

→ BIMOS: Bipolar + MOSFET.

* RTL (Resistor Transistor Logic).



A	B	C	Y	
0	0	0	1	Q_A, Q_B, Q_C are OFF, $Y = +5V$
0	0	1	0	$Y = V_{CE,sat} = 0.2V$
0	1	0	0	
0	1	1	0	
1	0	0	0	$Y = \overline{A+B+C}$
1	0	1	0	
1	1	0	0	
1	1	1	0	

So, it is NOR gate.



→ RTL has more resistors so it occupies more space than MOSFET families so it is outdated.

* I^2L : (Integrated Injection logics.

→ I^2L is obtained from RTL by making three changes:

(i) Base Resistors are omitted.

(ii) PNP transistors is used in place of collector Resistor.

(iii) Multicollector transistors are used.

→



* advantages:

(i) High package density.

(ii) Low power and prop. delay product.

→ In I^2L the speed of operation can be control by choosing the voltage input of PNP transistor appropriately.

⇒ The High threshold logic (HTL) family is having high Noise margin (NM) ≈ 7.1V.

✡ Semiconductors memories:



*



* Rom using Diode matrix:

→



→ Rom as Combinational circuits.

$$\begin{cases} Y_2(A,B) = \Sigma m(1,2). \\ Y_1(A,B) = \Sigma m(0,1,3). \\ Y_2(A,B) = \Sigma m(0,2). \end{cases}$$

Rom size = $2^x \times y = 2^2 \times 3 = \boxed{12}$.

* PROM: (Programmable Rom) (OTP Rom)

(one time programmables.



$Y_2(A,B) = \Sigma m(1,3)$.

$Y_1(A,B) = \Sigma m(0,1,3)$.

$Y_0(A,B) = \Sigma m(1,2,3)$

* Erasable PROM (EPROM)



(1) Programming:

- Q_1 → has Trapped electrons on floating gate
- Q_2 → has no trapped electrons on floating gate.

(2) Reading:

→ In a floating gate MOSFET if the electrons are trapped on the floating gate it results in Increasing in threshold voltage to 7 V.

→ Hence, For 5 V Q_1 is going to be off and Q_2 is on and corresponding outputs are

$y_2 = 0$ and $y_1 = 1$.

(3) Erasing:

→ To erase we have to use UV rays bombard into it so that the electrons goes into their normal condition.



* Disadvantages:

(i) Insystem programming (ISP) not possible.

(ii) Erasing takes more time.

(iii) Partial erasing is not possible.

⇒ other name of it is

FAMOS

↓

Floating gate Avalanche injected MOS FET.

* E^2PROM (Electrically Erasable PROM).

→ In E^2PROM the thickness of silicon oxide layer in floating gate MOSFET is Reduced because of this, 5 to 10 V of programming pulse is sufficient to ~~drop~~ shape the electrons on the floating gate.

→ The MOSFET can be erased by reversing the polarity at the gate input.

FLOTAX

(a) Programming



→ Floating gate tunneling oxide MOSFET.

* Advantages:

(1) Partial erasing is possible.

(2) Isp (In system programming) is possible.

(3) Erassing takes very less time.

* Disadvantages:

→ It has low package density because each bit

requires 2 MOSFETS one floating gate MOSFET and another one is ordinary MOSFET.

(2) High cost per bit.

* Flash Memory:

→ Advantages of Flash memory.

① High Package density

② Partial Erasing

③ Isp is possible.

④ Low cost.

⑤ More no. of Read/write cyles.

(a) SRAM (1bit mem. cell). (Static RAM)



→ To store Logic '1' in SRAM cell.

① bit lines are precharged to 2.5V

② Choose W=1 ; V_b = +5V ; V_b' = 0V.

③ 'V_a' rises to +5V ; V_b drops to 0V.

Thus logic '1' is store in SRAM cell.

→ To Read SRAM cell.

① Choose W=1.

② Q_5, Q_6 MOSFET are ON.

③ Hence, b='1', $\bar{b}$=0.

(2) DRAM: (Dynamic RAM).

⇒



Refresh circuit

a) To write: Choose W=1 ; V_b = +5V ⇒ Logic '1' is stored.

b) To Read: Choose W=1

⇒ If bit line = +5V ⇒ Logic '1'.

⇒ If bit line = 0V ⇒ Logic '0'.

	SRAM	DRAM
Advantages:	① Speed is very high. (cache memory). ② Less hardware. Complecity.	① High package density. ② Low power Consumption. ③ Less cost
Disadvantages:	① Low package density ② High power Consmption ③ High cost	① Speed is less. (primary memory) ② more Hardware complexity. (because the voltage across Capacitor has to be refreshed at regular interval of time 2-4ms by using Refreshing CKt.

☆ CAM:

(a)



(b)



⇒ Cache memory:



✡ Digital to Analog Converter (DAC).

(a) Binary weighted Resistor DAC.

(b) R-2R Ladder DAC.

✡ Analog to Digital Converter (ADC)

(a) Counter Type ADC

(b) Successive Approx ADC.

(c) Flash (or) Parallel ADC.

(d) Dual Slope (or) Integrating ADC.

(e) signal - delta ADC (Σ-Δ ADC).



CLK	Counter	V_o
0	0000	0V
1	0001	(let) 1V
2	0010	2V
3		
:		
:		
15	1111	15V
16	0000	0V



(1) FSO (Full Scale O/P) = 15V

→ N-Bit DAC: $= (2^N - 1) \times$ Stepsize.

(2) (a) Resolution:

→ It is the minimum change possible at the O/P of the DAC for any change in the digital input.

ⓐ Resolution = Stepsize (Volts).

ⓑ % Resolution = $\frac{\text{Stepsize}}{\text{FSO}} \times 100$

$= \frac{\text{stepsize}}{(2^N - 1) \times \text{stepsize}} \times 100$

$= \frac{100}{2^N - 1}$.

∴ where N = size of DAC.

DAC	DAC
0.1 V	8-Bit
0.5 V	16-Bit
1.0 V	32-Bit.

Ex:1



CLK | Counter | V_o.

CLK	Counter	V (V)
0	0 0 0	0
1	1 0 0	4
2	1 1 0	6
3	1 1 1	7
4	0 1 1	3
5	0 0 1	1
6	0 0 0	0



(1) Binary Weighted Resistor DAC:



① Let, $a_{N-1} = 1$; other Input bits = 0 $\Rightarrow V_0 = ?$



$$\therefore \quad V_0 = (-V_R)\left(-\frac{R_F}{2R_F}\right)$$

$$\therefore \boxed{V_0 = +\frac{V_R}{2}}$$

② Let $a_0 = 1$; other Input bits = 0 ⇒ $V_0 = ?$



$$V_0 = (-V_R)\left(-\frac{R_F}{2^N \cdot R_F}\right)$$

$$\therefore \boxed{V_0 = \frac{V_R}{2^N}} \text{ Volts.}$$

Resolution = stepsize.

Disadvantages:

① It requires wide range of resistors.

② Using this DAC the stepsize may not be constant because it is difficult to maintain the ratio of two consecutive resistor equal to constant practically.

In general,

$$\therefore \boxed{V_0 = V_R\left[\frac{a_0}{2^N} + \frac{a_1}{2^{N-1}} + \cdots + \frac{a_{N-1}}{2}\right].}$$

② 2-Bit R-2R Ladder DAC (Voltage Switched)



① Let $a_2 = 1$; $a_1 = a_0 = 0$ $\Rightarrow V_o = ?$





$$\therefore \quad V_o = \left(-\frac{V_R}{2}\right)\left(-\frac{3R}{3R}\right).$$

$$\therefore \boxed{V_o = \frac{V_R}{2}}$$

② Let $a_1 = 1$ } $a_2 = a_0 = 0 \rightarrow V_0 = ?$



$V_{th_1} = -\frac{V_R}{2}$.

$R_{th_1} = 4R$.

$V_{th_2} = \frac{-V_R}{4}$.

$R_{th_2} = 2R$.



$\therefore \quad V_0 = \left(-\frac{V_R}{4}\right)\left(-\frac{3R}{3R}\right)$.

$\therefore \quad \boxed{V_0 = \frac{V_R}{4}}$.

$\therefore \quad \boxed{V_0 = \left[\frac{a_2}{2} + \frac{a_1}{4} + \frac{a_0}{8}\right] V_R}$

MSB

LSB

① FSO

V_o = FSO when $a_2 = a_1 = a_0 = 1$

i.e. FSO = $\frac{V_R}{2} + \frac{V_R}{4} + \frac{V_R}{8} = \frac{7V_R}{8}$

$= V_R - \frac{V_R}{8}$.

FSO = V_R − weight of LSB.

∴ ② Stepsize = Resolution = $\frac{a_0}{8} V_R = \frac{V_R}{8}$.

* Disadvantage of voltage switched Ladder DAC is: it produces unwanted spikes at the input while switching. To overcome this we use current switched DAC.

(3) 3-Bit R-2R Ladder DAC (Current Switched).

⇒



→ Duty of OP-Amp:

→ It is acting as Current to Voltage Amp.

→ $I = \frac{V}{R_{eq.}} = \frac{V}{R}$ → (1)

$V_0 = -I' R_f$ → (2)

P) Let $V = 10V$. ∴ $R = 1k\Omega$. ~~$2R = R_f$~~

Dig. I/P $a_2 a_1 a_0 = 101$ ⇒ Analog O/P = ?

∴ $I = \frac{V}{R} = 10mA$.

∴ $I' = \frac{I}{2} + \frac{I}{8} = 10\left[\frac{1}{2} + \frac{1}{8}\right] = \frac{5 \times 10}{8 \cdot 4} = \frac{25}{4}$.

∴ $V_0 = -\frac{25}{4}$. (1).

$V_0 = -\frac{25}{4}$ V. $V_0 = -6.25V$

P-2) Determine the o/p of the following Dec.45



$$A_F = \left(1 + \frac{7}{1}\right) = 8.$$

$$\therefore \quad V_0 = A_F\left(\frac{1}{8} + \frac{1}{2}\right).$$

$$V_0 = 8 \times \frac{5}{8}$$

$$\therefore \boxed{V_0 = 5V}$$

$\therefore$ Contribution of V_1 at Input $= \frac{V_R}{2} = \frac{1}{2}.$

" " V_2 at Input $= \frac{V_R}{8} = 1/8.$

$\therefore$ output = Input x Gain

$$= \left[\frac{1}{2} + \frac{1}{8}\right] \times 8.$$

$$= 8 \frac{5}{8} \times 8$$

$$\therefore \boxed{V_0 = 5V}$$

* Analog to Digital Converter:

(1) Counter Type ADC:



→ Value of Counter = (ceiling ~~Voltage~~ value (Input voltage / step size).

* Two Features

① Conversion time depends on the input magnitude.

② Maximum Conversion time.

$$= \underline{\underline{2^N - 1}}.$$



Sampling period :

$$T_s \geq \text{max Conv. time.}$$

i.e $\boxed{T_s \geq (2^N - 1)\, T}$

Sampling rate $f_s \geq \frac{1}{T_s} = \frac{1}{(2^N - 1)\, T}$ Hz.

NOTE:

→ In Counter type A to D Converter the Conversion time doubles for every 1 bit increase in size.

② Successive Approxi ADC:



→ $V_d > V_{in} \Rightarrow V_d \downarrow \Rightarrow$ SAR ↓.

→ $V_d < V_{in} \Rightarrow V_d \uparrow \Rightarrow$ SAR ↑.

$V_d > V_{in} \Rightarrow P=0.$

$V_d = V_{in} \Rightarrow P=0$

$V_d < V_{in} \Rightarrow P=1.$

* 3 - Bit SAR



Time = 3T.

→ In Successive approximation AtoD Converter the digital o/p is always less than the analog input.

P) $V_{in} = 2V$. $V_d = 4V$.

DAC stepsize = 1V.

Dig output = 001.

→ In Successive approximation ADC.

① conversion time doesn't depend on input magnitude.

② Maximum conversion time = NT.

③ 3-Bit Flash (parallel) ADC:



V_{in}	D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0	outputs A B C
(4) $\frac{4V_R}{8} \le V_{in} \le \frac{5V_R}{8}$	0 0 0 1 1 1 1 0	1 0 0
(3) $\frac{3V_R}{8} \le V_{in} \le \frac{4V_R}{8}$	0 0 0 0 0 1 1 0	0 1 0

→ In flash time ADC

① Conversion time doesn't depend on input magnitude.

② Maximum conversion time is very less it doesn and hence it is the fastest ADC.

* Disadvantage

→ N-Bit flash ADC requires $(2^N - 1)$ Comparators.

(4) Dual slope (or) Integrating ADC:



* V_{in}, V_R polarities must be opposite.

1) $V_o > 0$ => CLCK Pulses reach the Counter.

$V_o \leq 0$ => Counter Stops.

2) $V_o = \frac{-1}{RC} \int V dt$.

If V is constant

$\therefore$ $\boxed{V_o = -\frac{V}{RC} \cdot t}$ ⌐

3) Control circuitary.

→ For fixed time "T_1" => { "S" → Vin" and Counter is Reset

(b) After "T_1" $\Rightarrow$ { "S $\longrightarrow$ V_A" and Counter is started.



CLOCK:  $\Rightarrow T = 2\ \mu s$.

T_2 ① : 100μs. $\rightarrow$ Counter value: $\frac{100}{2} = 50$, 50 CP require

T_2 ② : 20μs. $\rightarrow$ Counter value: $\frac{20}{2} = 10$, 20 CP require.

If clock Period = 2μs.

Case-(i) Value of Counter = $\frac{100}{2} = 50 = (000\ldots110010)_2$.

Case-(ii) Value of Counter = $\frac{20}{2} = 10$

$= (000\ldots1010)_2$.

* <u>Discharging time "T_2".</u>

Voltage change during T_1 = Voltage change during "T_2".

i.e. $\frac{V_{in}}{RC} \cdot T_1 = \frac{V_R}{RC} \cdot T_2$

$$\therefore \boxed{T_2 = \frac{|V_{in}| T_1}{|V_R|}}$$

* Advantages:

① It is very accurate because the same capacitor is used for charging and discharging. so, that if any deviation exist the system will not be affected. Hence, it is used in all digital voltmeters.

② The integrator at the input eliminates the effect of power supply noise called as "50 Hz hum" (interference).

* Disadvantage:

→ It is speed of operation is very less.

In,
⇒ Dual slope ADC,

(i) Conversion time depends on input magnitude,

(ii) Max. conversion time

$$\therefore \boxed{T_{max} = T_1 + \left(2^N - 1\right) T}$$

N = size of ADC (No. of bits).

T = CP.

T_1 = fixed time.

But, $T_{1,max} = (2^N - 1)\,T$.

$\therefore T_{max} = (2^N - 1)\,T + (2^N - 1)\,T$

$\therefore \boxed{T_{max} \approx 2^{N+1} \cdot T}$.

→ In Dual slop ADC the conversion time doubles for every 1 bit increase in size.

5) Σ-Δ ADC (Sigma-Delta ADC).

↳ 1 Bit DPCM.

Concept:



In Σ-Δ ADC

signal → LPF $\left(\frac{1}{s+1}\right)$.

Noise → HPF $\left(\frac{s}{s+1}\right)$.

* Resolution of ADC:

→ It is the minimum change required at the input to obtained 1-Bit change at the output.



0V ⟶ 000 --- 000

Resolution 10mV ⟶ 000 .... 00.

15mV ⟶ 000 ---01.

$$\text{Resolution} = \frac{\text{Input Voltage Range}}{(2^N - 1)}.$$

* For Proper ADC operation.

⇒ Ripple voltage at Input < Resolution of ADC.

* Continous signal can't be Apply to the ADC. ADC can not convert continous analog signal into digital signal directly. we require some circuity for that. i.e. Sample and Hold Ckt.

*

→





→ Acquisition time:

→ It is the time taken for the switch to close and capacitor charge to the input voltage.

→ Aperture time:

→ It is the time taken by the capacitor to disconect from i/p after the switch is open.

Ex-9 Page-29 CR

→ $T_1 = 300ms$ $V_R = 100mV$

$T_2 = 370.2ms$

$\therefore |V_{in}|T_1 = |V_R| T_2$

$\therefore V_{in} = \frac{370.2}{300} \times 100mV$

$$\boxed{V_{in} = 123.4 mV}$$

Q-10

Hint: In ADC,

Quantization error $= \pm \frac{\text{stepsize}}{2}$

$\text{Stepsize} = \frac{1.275}{2^8 - 1} = 5mV.$

$\therefore$ Quantization error $= \pm \frac{5}{2}$

$= \pm 2.5 mV.$

Q-11 Maximum Conversion time

$T_{max} = 2^{N+1} \cdot T$

$= 2^{11} \cdot 1\mu s$

$T_{max} = 2048\ \mu s.$

$\therefore T_s \geq T_{max}.$

$\therefore T_s = 2048\mu s.$

$\therefore f_s \leq \frac{1}{2048\mu s}.$

$\therefore$ $\boxed{f_s \leq 500\ Hz.}$

Let, $\boxed{f_s = 500\ Hz.}$

$\therefore$ Input BW $= \frac{f_s}{2}$

$= \frac{500}{2}$

$\therefore$ $\boxed{BW = 250\ Hz.}$

Q-5

$FSO = (2^N - 1) \times \text{Stepsize}.$

$\therefore 20 = (2^8 - 1) \times \text{Stepsize}.$

$\therefore$ Stepsize $= \frac{20}{255}$ volts.

$\therefore V_{in} = (219)_{10} \times \frac{20}{255}$

$\therefore$ $\boxed{V_{in} = 17.1\ V}$

Q-3

8-bit ADC $\rightarrow$ 0-5V.

0V $\longrightarrow$ 0000 0000 = 00H.

⋮

2.5V $\longrightarrow$ 1000 0000 = 80H

⋮

5V $\longrightarrow$ 1111 1111 = FFH.

R) 8-bit ADC $\rightarrow$ -5 to +5

-5 $\longrightarrow$ 0000 0000 = 00H.

⋮

0 $\longrightarrow$ 1000 0000 = 80H

⋮

5 $\longrightarrow$ 1111 1111 = FFH.

MICROPROCESSORS

→ 80 % Instruction set

10 % Mem, I/O Interfacing

10 % Miscelleneous.

→ Topics:

① Block diag. & pin diag of 8085 µP.

② Mem Interfacing.

③ I/O Interfacing.

④ Instruction, Machine cycles.

⑤ Timing Diagram.

⑥ Instruction set.

⑦ Addressing Modes.

∴ **8085 µP**

~~① 16 Address~~ * Features:

① 16 Address Lines

$A_{15} - A_{10}$ → $A_{15} - A_8$ (Higher order Addr. Lines).

$A_{15} - A_{10}$ → $A_7 - A_0$ (Lower order Addr. Lines).

Mem. Capacity $= 2^{16} = 2^6 \cdot 2^{10} = 2^6 \cdot 1\,kB$

$= \boxed{64\ kB.}$

② 8 Data lines:

$= \boxed{D_7 - D_0}$

③ Frequency of µP.

$f = 3.072\ MHz$

$\boxed{f = 3.072\ MHz}$; Clock period $T = 1/f$

$\boxed{T = \frac{1}{f} = 320\,ns.}$



④ Von Neumann Architecture.

↓

X [Harvard Architecture].

→ In Von Neuemann architecture Programm and data are store into the same memory.

→ In Harvard Architecture Program and data are stored in seperate memories with seperate Buses.

Eg: ARM microcontroller.
Dsp processors.

⑤ 'CISC' Processor.

CISC = Complex instruction set Computer.

↓

X (RISC) = Reduced instruction set computer.

e.g. (i) ARM Controller.
(ii) Dsp processor.

⑥ NMOS Tech.

⑦ only +5V Supply is used.

NOTE:
4004, 8008 used +5, -5, +12 supply.

⑧ TTL Compatible.

⑨ 8085 up is a 8-bit up because its ALU Capacity is 8-bits.

* Block Diagram of 8085 µP.



W, Z = Temp. Reg.

→ 8-bit Register (R) => (7). , Reg. pairs | 16 bit Reg. (RP) => (3)



→ PSW_{16} = Program Status Word$_{16}$

= | ACC$_8$ | Flag Register$_8$ |

→ PC: Program Counter.

⇒ Program Counter contains the address of the next instruction.

→ It is called IP (Instruction pointer) in 8086 µP.



⇒ SP_{16} = Stack Pointer$_{16}$

* Flag Register:

⇒



S: Sign bflag.

Z: zero flag.

Ap: Parity flag.

CY: Carry flag.

① Sign flag:

→ S=1 if MSB of ALU Result =1

⇒ S=1 if ALU Result is '-ve'.

② zero flag:

→ Z=1 if ALU operation Resuts = 00_H.

③ Parity flag.

→ P=1 if ALU Resuts has "even parity".

④ CY: Carry Flag:

→ CY=1 if carry occurs during Addition (OR)

borrow occurs during Subtraction.

⑤ Ac: Aux Carry:

→ AC=1 if Carry occurs from Lower to Upper Nibble (or)

if borrow occurs from Upper to Lower Nibble.

NOTE:

→ The programmer can not excess the AC flag, µP uses internally for BCD addition.



E.g.

$ED_H = 1110\ 1101_2$

$+\ CB_H = +1100\ 1011_2$

$= 1011\ 1000$

$S = 1$

$Z = 0.$

$AC = 1.$

$P = 1$ (even Parity).

$CY = 1.$

* As $x = 1,\ y = 1.$

⇒ No overflow

(or)

* Two −ve No are added.

Result is −ve

⇒ No overflow.

* Pin Diagram of 8085 µP.

⇒



⇒

$IO/\bar{M}$	S_1	S_0	Operation
0	1	1	Opcode Fetch M/C
0	1	0	mem Read M/C
0	0	1	mem write M/C
1	1	0	IO Read M/C
1	0	1	IO write M/C
1	1	1	Interrupt Ack M/C

⇒ Multiplexing:

$A_8 - A_{15} \longrightarrow 8$

$A_0 - A_7$, $D_0 - D_7$ } $AD_0 - AD_7$ → 8

= 16.

* READY

{ 1 Normal
{ '0' WAIT State

→ Ready pin is used to synchronised the MP with slow speed peripherals and memories.

Eg.



$\overline{BSY}$ = 0 printing
= 1 over.

* HOLD and HLDA:

e.g.



DMA = Direct Memory Access.

→ In DMA transfer µp acquires the Buses from DMA Controller when the HOLD pin becomes LOW

→ Two modes of operation:

ⓐ Burst mode:

→ In this mode the Buses are handover to the microprocessor only after the entire data transfered to memory.

ⓑ Cycle Stealing:

→ In this mode the Control of the Buses switches back and forth betn µp and DMA Controller.

* X_1 & X_2:

→ 

$f = 3.072$ MHz.

$f_{crystal} = 2 \times f_{\mu p}$

$= 2 \times 3.072$ MHz

$f_{crystal} = 6.144$ MHz

→ The crystal freq. is divided by two to convert single phase clock into a two phase clock because 2 phase MOSFET Shift Registers are faster than single phase

MOSFET Shift Register.

* $\overline{\text{Reset in}}$ & $\overline{\text{Reset out}}$.

=> Power on Reset



→ when µp is reset

(i) All the Registers are clear including PC.

(ii) All the Buses entre into high impedence state.

(iii) µp Processor Fetches its next instruction from memory location 0000H.

=>



* CLK out:



Ex: In the following decoder, determine the number of valid outputs and their functions



Ans:

$IO/\overline{M}$	$\overline{RD}$	$\overline{WR}$	outputs
0	0	0	0 → Invalid
0	0	1	1 → $\overline{MEMR}$
0	1	0	2 → $\overline{MEMW}$
0	1	1	3 → Invalid
1	0	0	4 → Invalid
1	0	1	5 → $\overline{IOR}$
1	1	0	6 → $\overline{IOW}$
1	1	1	7 → Invalid.

* Demultiplexing of $AD_7 - AD_0$.



μP

① Address = 4250H.

② Data = F7H.

* Latch is enable, when Address is sent on $\boxed{AD_7 - AD_0}$

* Latch is disable, when data is sent on $\boxed{AD_7 - AD_0}$

→ The disadvantges of multiplexing is it reduces the μP speed of operation because of the time taken in Demultiplexing.

* Hardware Interrupts.



	Priority	Vector Address	Masking	Types of Triggering
TRAP (RST 4.5)	Highest	0024_H	NMI	Positive edge + Level
RST 7.5		$003C_H$	Maskable	positive edge
RST 6.5		0034_H		
RST 5.5		$002C_H$		Level
INTR	Least	NVI		

Disabling

* Memory IC's:



1 KB memory = 1024×8

I/P $= 2^{10} \times 8$ O/P

→ if S.A = 3800 then E.A. = 3800 + 03FF = 3BFF$_H$

→ if E.A. = FFFF then S.A. = FFFF$_H$ − 03FF$_H$ = FC00$_H$.

Ex-1 Determine the starting address of 2764 memory IC if its ending address is AA5FH.

Ans: NOTE: MEM IC

EPROM ← 27 16/8 = 2KB ← RAM 61 16/8

27 32/8 = 4KB ← 61 32/8

27 64/8 = 8KB ← 61 64/8

27128/8 = 16KB ← 61 128/8

→ Memory size 8KB

$= 2^3 \times 2^{10} \times 8$

$= 2^{13} \times 8.$

13 → Address lines.

$\therefore$ $AA5F_H.$

E.A. = 0001 1111 1111 1111

1 F F F

$\therefore$ S.A. = $AA5F_H$

$- 1FFF_H$

$8A60_H$

Ex: Determine the size of the memory whose starting and ending address are $3A00_H$ & $79FF_H$ respectively.

Ans:



$3A00_H - 3A00_H = (0000)_H$

$79FF_H - 3A00_H = (3FFF)_H$

$= 0011\ 1111\ 1111\ 1111$

$= 3$

Hence, Memory size

$= 2^{14} \times 8 = 2^4 \times 2^{10} \times 8 = 16 \times 1KB = 16KB.$

* Memory Expansion:

** Construct a 4KB memory by using 1KB Memory ICs



* Construct a 1KB memory using 1024x4 mem IC's. → 1KB Mem. = 1024 x 8.

p) Construct a 1KB memory using 1024x4 IC's.

→ 1KB mem = 1024 x 8.



(P)

– How many 256 x 4 memory IC's are require. to construct a 32KB memory.

Ans: No. of mem ICs = $\frac{\text{Required size of mem}}{\text{Given size of mem.}}$

$= \frac{32 \times 1024 \times 8}{256 \times 4}$.



$= 256$.

Ex-2 A digital Computer has 20 address lines and 24 data lines. How many memory ICs having 16 address lines and 8 data lines are required to feed the memory of the Computer?

Ans:

$$\text{No. of mem ICs} = \frac{\text{Required size of mem}}{\text{Given size of mem.}}$$

$$= \frac{2^{20} \times 24}{2^{16} \times 8}$$

$$= 16 \times 3$$

$$= 48.$$

→ 16 rows, 3 columns.



"$2^{20} \times 24$ = memory."

* Memory Mapping:

→ It is the Process of assigning address Range to all the memory ICs in a microcomputer.





Ex:1 In a micro Computer a 1KB memory IC is interface ~~into~~ the μP as shown in the following figure: Determine the address range of the memory IC



A_{15} ------ A_{10}	A_9 ------------ A_0	
1 1 0 1 0 1 0	0 0 0 0 0 0 0 0 0	$= D400_H$
1 1 0 1 0 1	1 1 1 1 1 1 1 1 1	$= D7FF_H$

Addr. Range: $D400_H$ - $D7FF_H$.

→ In the above interfacing all 16 addr. lines are utilized it is called absolute decoding which results in one to one mapping.

Ex-2 A 8kB memory IC is interface to the microprocessor as shown in the figure. Determine the address range of the memory IC.

Ans:



* A_{13} address line is unused.

~~A_{15}~~



* "A_{-13}" addr line is unused

⇒ Partial Decoding ⇒ many to one mapping.

NOTE: In partial decoding if n address line are unused into results in 2^n foldback memories.

Ex:1 Which of the following indicate the address of the memory IC shown below:



→ mem is selected only when

$A_{15}A_{14}A_{13}A_{12} = 1101 = DH.$

(a) B200H – B3FFH

(b) F800H – F9FFH

(c) DA00H – DBFFH

(d) 8900H – 8APFH

Ex-2 Which of the following doesn't indicate the address of the memory IC shown below:



	$A_{15} - A_{10}$	A_9	A_8	$A_7 \ldots A_0$
S.A. =		0	1	0000 0000.
E.A. =		1	0	0000 0000

→ Starting Add. must have $A_9 = 0$, $A_8 = 1$.

→ Ending Add. must have $A_9 = 1$, $A_8 = 0$.

		A_{15}	$A_{14}A_{13}$	$A_{12}A_{11}$	A_{10}	
(a)	$3100_H - 32FF_H$					
	$3100_H =$	0011	00	01	0000	Valid
	$32FF_H =$	0011	00	10	0000	
(b)	$8D00_H - 8EFF_H$					
	$8000_H =$		11	01		valid
	$8EFF_H =$		11	10		
(c)	$F400_H - F5FF_H$					
	$F400 =$		01	00		Invalid
	$F5FF_H =$		01	01		
(d)	$C900_H - CAFF_H$					
	$C900 =$		10	01		valid.
	$CAFFF =$		10	10		

☆ I/O Interfacing:

① Memory mapped I/O ⇒ I/O devices are treated as Memory.

② I/O mapped I/O ⇒ Mem, I/O.

	Mem mapped I/O		I/O mapped I/O	
	Mem	I/O	Mem	I/O
① No. of Addr lines	16	16	16	8 (A_7-A_0)
② Control signals	$\overline{MEMR}$, $\overline{MEMW}$,	$\overline{MEMR}$, $\overline{MEMW}$,	$\overline{MEMR}$ $\overline{MEMW}$	$\overline{IOR}$, $\overline{IOW}$
③ No. of peripherals	* (i) — (ii) 60KB	64KB 4 KB	64KB +	$2^8 = 256$ I/O devices

*

	Mem mapped I/O	I/O mapped I/O
Advantages	1) IO/$\overline{M}$ pin is not required. 2) No separate instn for Io devices. 3) Arithmatic and Logic operations are directly performed on I/O device data.	1) Max capacity of µP is utilized. 2) Less Hardware Complexity for I/O interfacing.
Disadvantages:	1) more Hardware Complexity for I/O device interfacing 2) Effective memory space is reduced.	(1) Separate Instn for I/O device are required. (2) Can't Perform Arith, Logical operations directly on I/O data.

Ex-1 A peripheral is interfaced to the 85 µp as shown in the following figure. Determine (i) The mode of interfacing (ii) No. of internal Registers in the peripheral and their addresses.



Ans: i) I/O mapped I/O Mode

(∵ only 8 addr lines used and control signal is $\overline{IOW}$).

(ii) A_5 A_2, A_1, A_0 are connected directly to the peripheral, no of Internal Registers

$= 2^3 = \boxed{8}$

~~A7 A6 A5 A4 A3 A2 A1 A0~~

	A_7	A_6	A_5	A_4	A_3 (Unused)	A_2	A_1	A_0	X=0	X=1
R_0	0	0	1	1	X	0	0	0	$B0_H$	$B8_H$
R_1	1	0	1	1	X	0	0	1	$B1_H$	$B9_H$
⋮	⋮					⋮			⋮	⋮
R_7	1	0	1	1	X	1	1	1	$B7_H$	BF_H

→ Address range: $B0_H$ – BF_H.

⇒ In IO mapped IO mode the value on higher order address mode A_{15} - A_8 is same as the value on Lower order add. Bus. (A_7 - A_0).

Ex: Determine the max. addr. of Register B in the following peripheral:



Given ⇒

A_1 A_0	Register
0 0	A
0 1	B
1 0	C
1 1	D

Ans: Memory mapped IO.

→ For Register B.

A_{15}	A_{14} ---- ..	A_2 A_1 A_0
1	x xx xxxx	x xx x 0 1.

→ Max Add. for Reg. 'B' is when all x's = 1.

1111 1111 1111 1101.

$= (FFFD)_H$.

(1) Instruction cycle:

→ It is the time required to execute an instruction

→ Range: 1 MIC to 5 MIC.

(2) Machine cycle:

→ It is the time required to Complete one operation of excessing memory, excessing I/o device or sending an acknoledgement.



(3) T State:

→ It is the task performed in one clock period.



* Types of Machine cycle:

1) Opcode fetch MC (F) => (4T) = 3T + (1T)

Time to decode the opcode.

2) mem. Read MC (R).
3) mem. Write MC (W).
4) I/O Read MC (I)
5) I/O . write MC (O).

(3T)

6) Int. Ack MC.
7) Hold Ack MC.



=> Special MC:

① S = opcode Fetch MC (6T).

② B = Bus Idle MC (3T).



Eg:

(1) MOV C, A ⇒ Ass. lang instruction. (mnemonic).

Hand coding

(2) Opcode = $0100\ 1111_2$.
= $4F_H$.

(3) MEM



* Timing Diagram of Opcode Fetch M1C:



→ $PC_{16} = PC_H + PC_L = 4250H$

→ In T_2 State of any machine cycle the PC is incremented

NOTE: In the opcode fetch machine cycle if T_4 State is removed then it converts into the timing diagram of memory read M1C cycle.

* Types of Instructions (Based on size):

1. 1- Byte Instructions.
2. 2- Byte Instructions.
3. 3- Byte Instructions.

⇒ (1) 1- Byte Instruction:

e.g MOV C, A



⇒ (2) 2- Byte Instruction:

⇒ MVI C, 32 ⇒

Opcode = XX



(3) 3- Byte Instruction:

e.g. LDA 9250

Opcode: XX



→ In Any instruction cycle the first machine cycle is opcode fetch machine cycle.

Eg.

① XRI 46_H ⇒ 2B

② Push PSW ⇒ 1B.

③ LOAX B ⇒ 1B.

④ LHLD 8300_H ⇒ 3B.

⑤ DAD SP ⇒ 1B.

* Stack:



⇒ SP_{16} = Stack pointer$_{16}$:

∴ LIFO = Last in First out.

① Push RP

- Push B
- Push D
- Push H
- Push PSW

Predecrement

⇒ decrement SP + push RP_H

⇒ decrement SP + push RP_L

$RP_{16} = RP_H + RP_L$

Eg. Given $SP = FFFF_H$; $BC = 1040_H$; $HL = A2C4_H$.

① push B ② Push H.

Ans: ① push B.

② Push H



P1) SP = 0000H.

① Push B.

B, C, regs ⟶ mem Locations = ?

⟶ 0000 − 1 = FFFF

FFFF − 1 = FFFE



② POP SP

- Post increment

POP B
POP D ⇒ get 1 Byte from Stack into SP_L + Increment SP.
POP H

POP PSW ⇒ get 1 Byte from Stack into SP_H + Increment SP.

Eg. Given

① POP D

② POP PSW

DE = ?.

PSW = ?.



$DE = 2211_H$

$PSW = 4433_H$.

P2) Let SP = FFFF ; BC = 5065_H ; HL = $A1F4_H$

① PUSH B
② PUSH H
③ POP D
④ POP PSW

LIFO

HL → DE ⇒ DE = $A1F4_H$.

BC → PSW ⇒ PSW = 5065_H.

* Types of Instructions:

1) Arithmatic
2) Logical
3) Data Transfer
4) Branching
5) Machine related, I/O.
6) Additional.

* Reference:



(4250) = 11H.

(4253) = 44H

((BC))

⇓

(4250) = 11H.

M = ((HL)) = 33H.

① Arithmatic Instruction:

Sr. NO.	Instruction	operation	B|m|T	Flags affected
1)	ADD R	A+R → A	1|1|4 (F)	All

E.g. 1) ADD B ⇒ (2) opcode = XY

3)



2)	ADD M	A+M → A	1|2|7 (F.R)	All.

E.g 1) ADD M ⇒ (2) opcode = XY.

3)



3) ADI 8 bit data A + 8 bit data → A 2|2|7 (F.R) All

Eg. (1) ADI 64_H ⇒ (2) Opcode = XZ, 64_H.



2) (1) SUB R A − R → A 1|2|7 (F.R.) All.

(2) SUB M A − M → A

(3) SUI 8 bit data A − 8 bit data → A

3) (1) ADC R A + R + CY → A 1|1|4 (F) All.

ADC M A + M + CY → A 1|2|7 (F.R.)

ACI 8 bit data A + 8 bit data + CY → A 2|2|7 (F.R.)

4) SBB R A − R − CY → A 1|2|7 (F.R.) All.

SBB M A − M − CY → A

SBI 8 bit data A − 8 bit data − CY → A

5) INR R R + 1 → R 1|1|4 (F)

INR M M + 1 → M 1|3|10T CF, RW.

DCR R R − 1 → R 1|1|4.

DCR M M − 1 → M 1|3|10.

S, Z, P, AC affected. but CY not affected.

1) INR M 2) opcode = YZ.

3) Memory.

4)



6) INX R_p $R_p + 1 \rightarrow R_p$ 1 | 1 | 6 (5)

DCX R_p $R_p - 1 \rightarrow R_p$ 1 | 1 | 6 (5)

No flags are affected [∵ operation doesn't take place in ALU].

INX B
INX D
INX H
INX SP

7) DAD RP HL + RP → HL 1 | 3 | 10 (FBB)

* only carry flag if carry occurs out of 16 bits.

DAD B
DAD D
DAD H
DAD SP

ADC (3T)
H
+ B
CY

L ← ADD (3T)
C → ACC

H L

(R) Logical operations:

Sr. No.	Instruction	operation	B|M|T	Flags affected.
1) a)	ORA R	A ∨ R → A	1|1|4	* CY=0 S, Z, P are affected.
	ORA M	A ∨ M → A	1|2|7 (FR)	
	ORI 8bit data (1→F, 2→R)	A ∨ 8bit data → A	2|2|7 (F.R.)	
b)	XRA R	A ⊕ R → A	1|1|4	
	XRA M	A ⊕ M → A	1|2|7 (FR)	
	XRI 8bit data	A ⊕ 8bit data → A	2|2|7 (F.R.)	
c)	ANA R	A ∧ R → A	1|1|4	
	ANA M	A ∧ M → A	1|2|7 (FR)	
	ANI 8bit data	A ∧ 8bit data → A	2|2|7 (FR)	

2) ~~CMR~~

CMP R

A − R 1|1|4

A < R ⇒ CY=1, Z=0

A = R ⇒ CY=0, Z=1

A > R ⇒ CY=0, Z=0.

* Register values are unchanged. only flags are affected.

S, P, AC are affected.

CMP M A − M 1|2|7

A<M ⇒ CY=1, Z=0

A=M ⇒ CY=0, Z=1.

A>M ⇒ CY=0, Z=0.

CPI 8 bit data — A - 8bit data — 2 | 2 | 7

A < 8-bit data ⇒ CY=1, Z=0

A = 8-bit data ⇒ CY=0, Z=1

A > 8 bit data ⇒ CY=0, Z=0.

3) RAL (with CY)



Only Carry flag is affected.

RLC (without carry).





1 | 1 | 4

4) RAR with carry



Only 'CY' flag is affected.

RRC without carry.



2 | 1 | 4

4) CMA $\quad \bar{A} \rightarrow A \quad$ 1|1|4 No flags are affected (∵ operation is within Acc.).

✓ CMC $\quad \overline{CY} \rightarrow CY \quad$ 1|1|4 } only 'CY' flag.

✓ STC $\quad CY = 1$

Ex-1

let, $A = F2_H$.

$CY = 1$.

XRA A $\Longrightarrow A \oplus A \rightarrow A$.

$F2_H \oplus F_2 \rightarrow 00_H$.

Ans: $A = 00_H$

$CY = 0$.

Ex-2 Let $A = 08_H$

1) RLC

3) RLC

Ans:



$A = 10_H = 16_{10}$.

$A = 00100000 = 20_H$.

Ex-3 Let, $A = 3C_H$. ; All flags are cleared.

CPI 7F.

$A = ?$

$S = ?$ $\quad CY = ?$

$Z = ?$ $\quad AC = ?$

$P = ?$

Ans: CPI $7F_H$.

$\therefore \rightarrow A - 7F.$

$= 3C_H - 7F_H.$

$= +bd_H.$

$\therefore A = 3C_H.$

12
$2\ 1C$
$3C$
$-\ 7F$
$\overline{BD_H}$
$= 10111101$

$S = 1$

$Z = 0$

$P = 1$

$CY = 1$

$AC = 1$

Ex-4

→ In a MP XOR (P,Q) is defined as $P \oplus Q \Rightarrow P$

what is the f^n of the following program.

XOR (r_2, r_1). → $r_2 = r_2 \oplus r_1$.

XOR (r_1, r_2) → $r_1 = r_1 \oplus r_2$. $\Rightarrow r_1 = r_1 \oplus r_2 \oplus r_1 = 0 \oplus r_2 = r_2$

$r_1 \rightarrow r_2$

XOR (r_2, r_1) → $r_2 = r_2 \oplus r_1$.

$\Downarrow$

$r_2 = r_2 \oplus r_1 \oplus r_2.$

$r_2 = 0 \oplus r_1$

$\boxed{r_2 = r_1}$

Ans: Swap.

$r_2 \longleftrightarrow r_1$

(3) Data transfer Instruction:

Sr. No.	Instruction	operation	B|M|T.
1)	MOV Rd, Rs	Rs (copied) → Rd	1|1|4.
	MOV R, M	M → R	1|2|7 (FR)
	MOV M, R	R → M	1|2|7 (FRW).
	MVI R, 8bit data	8 bit data → R	2|2|7 (FR)
	MVI M, 8 bit data	8 bit data → M	2|3|10 (FRW).
	LXI Rp, 16 bit data	16 bit data → Rp	3|3|10 (FRR).
2)	LDA 16 bit address	(16 bit addr) → A	3|4|13. (F.R.RR).

1) LDA 4020 2) Opcode = X4, 20, 40.

3) Memory



	Address
M_1	$PC = 3100_H$
M_2	$PC = 3101_H$
M_3	$PC = 3102_H$
M_4	$PC = 4020_H$

2) STA 16 bit address A → (16 bit address) → ④ write

3 | 4 | 13.
(F.R.R.W)

3) LDAX RP ((RP)) → A.

1 | 2 | 7T
(F.R.)

e.g. LDAX B

((BC)) → A.

(4250) → A.

11 → A

1) LDAX B 2) Opcode = ~~Pz~~.

3) Memory 4) MP



→ LDAX B.

~~LDAX D.~~

~~LDAX H~~ ⇒ ((HL)) → A.

⇒ i.e. M → A = MOV A, M.

⇒ STAX RP A → ((RP)) 1 | 2 | 7T (FW).

④ LHLD 16 bit address → (16 bit addr) → L
(16 bit addr + 1) → H
3|5|16 (FRR RR)

e.g.

LHLD 4251

(4251) → L i.e. L = 22.
(4251+1 = 4252) → H i.e. H = 33.

SHLD 16 bit address
L → (16 bit address)
H → (16 bit address + 1)
3|5|16 (FRR WW).

⑤ XCHG HL → DE 1|1|4.

⑥ a) PCHL HL → PC
b) SPHL HL → SP

Eg: 2

* FE0 is not possible.

NOTE:→
→ In 8085µP opcode fetch machine cycle is extended by two T-states if the PC (or) SP value is changing. This results in opcode fetch machine cycle as shown in the following example.

Eg: 1 ADD B ⇒ 4T



* INX R_p

↓

INX Sp

Sp+1 → Sp

3T 1T 2T

6T

6T

7) XTHL

F ① Top of the Stack ↔ HL

1 | 5 | 16

E.g. :→ HL = 1040_H



XTHL

W

HL = 5045_H

W



8) a Push R_p.

① F

Pre-decrement

R_{P_H} → ((Sp-1)).

② W

R_{P_L} → ((Sp-2)).

③ W

and Sp = Sp - 2.

1 | 3 | 12

(SWW 6 3 3)

b Pop R_p

① F

post-increment

((Sp)) → R_{P_L}.

R

((Sp+1)) → R_{P_H}.

R

and Sp → Sp + 2

1 | 3 | 10

(FRR 4 3 3)

Eg: Let, $(F250)_H = 4B_H$.

$(F251)_H = 50_H$

$(F252)_H = F2_H$

$(FF53)_H = 04_H$.

① LXI, H, F250. ⟶ HL = F250 i.e M = $4B_H$.

INX H. ⟶ HL = F251 i.e. M = 50_H.

DCR M ⟶ M = $4F_H$.

MOV C, M. ⟶ C → $4F_H$. ⇒ M (copied) → C

C = ?

∴ $\boxed{C = 4F_H}$.

② LHLD F251. ⟶ L = 50_H, H = $F2_H$. (F251) → L i.e. $\boxed{L = 50}_H$ (F252) → H i.e $H = F2_H$ ∴ HL = F250h

INX H ⟶ H = $F2_H$, L = 51_H. ⟶ i.e. M = 50_h. i-e. M = $4B_H$.

INR M ⟶ M+1 = 51_H.

MOV C, M. ⟶ C = 51_H.

C = ?

$\boxed{C = 51_H}$.

③ LXI D, F252. ⟶ DE = $F2\,52_h$

LXI H, F253. ⟶ $\boxed{HL = F253_H}$. ⇒ M = 04_H.

LDAX D. ((DE)) → A i.e. (F252) → A. A → F2.

ADD M A+M = $F2 + 04_H$. = A.

A = ? A = $c6_h$ with CY = 1.

Ex-4 Find the value of Accumulator after executing the following programm.

(4) Address	Mnemonics (1)	opcode (2)
3000, 01	MVI A, 36	3E, 36 ⇒ A = 36
3002, 03	ADI 40_H	82, 40. ⇒ A + 40 ⇒ A = 76
3004, 05106	STA 3007	32, 07, 30.
3007	~~XRA A~~ HLT	~~AF~~ 76
3008	HLT	76.

(3) execute

$A = 76_H$.

* 'XRA A' instn is not executed because its opcode 'AF' is replace by '76' which is opcode of HLT Instruction.

(4) Branching Instructions:

* Unconditional Jump.

Sr. No.	Instruction	operation	B | M | T	flag
1) (a)	JMP 16 bit address	16 bit addr → PC	3 | 3 | 10.	(FRR).



* Conditional Jump:

(b) JC 16 bit address ⇒ If CY = 1 (True)

16 bit addr → PC

3 | 2/3 | 7/10 | (True / False)

① ② and CY = ?

→ JNC 16 bit address ⇒ If CY = 0 (True)

– JZ 16 bit add. ⇒ If Z = 1

→ JNZ 16 bit add. ⇒ If Z = 0

→ JM — 16 bit address ⟹ True If S=1

↙ Jump on minus

→ JP — 16 bit address ⟹ If S=0

↙ Jump on plus

→ JPE — 16 bit address ⟹ If P=1

Jump on parity even.

JPO — 16 bit address ⟹ If P=0

Jump on parity odd.

* Unconditional Call:

2) (a) CALL 16 bit address.

S → (1)

R → (3)

P → (2)

(a) $PC_H \xrightarrow{2}\xrightarrow{W}((SP-1))$

$PC_L \xrightarrow{3}\xrightarrow{W}((SP-2))$ and $SP = SP-2$.

(b) 16 bit addr → PC.

3/5/18 (S.R.R. Wani)

Eg.

PC = 3800:



* Conditional CALL:

(b) CC 16 bit add. ⟹

If CY=1

(a) $PC_H \xrightarrow{⑤} ((SP-1))$

(b) $PC_L \xrightarrow{⑤} ((SP-2))$

(c) 16 bit add. → PC.

3 | 5 | 18 (S.R.R.WW)

SP = SP - 2.

→ CNC 16 bit addr.

True

(a) if CY=0

→ CZ 16 bit add.

if Z=1 ~~Z≠0~~.

→ CNZ 16 bit add.

if Z=0.

⇒ CM 16 bit add. ⟹ If S=1.

CP 16 bit add ⟹ If S=0.

CPE 16 bit add ⟹ If P=1.

CPO 16 bit add ⟹ If P=0.

3 | 2 | 9 ← False

3 | 5 | 18 ← True

(3) a) RET ⟹ Top of Stack → PC

i.e. $((SP)) \xrightarrow{②} PC_L$

$((SP+1)) \xrightarrow{③} PC_H$.

and SP = SP+2.

similar to POP Inst^n.

1 | 3 | 10 (F.R.R.)

b) Conditional RC ✓ RNC ✓ RZ ✓ RNZ ✓ RM ✓ RP ✓ RPE ✓ RPO ✓

1 | 1 | 4+2 = 6T ← False

3 | 10 ← True

Ex-(1)

8204: CALL 8207 ② → PC = 8207

8207: POP H ⇒ Top of stack → HL

i.e 8207 → HL

HL = ?

① ↓ Stack

$HL = 8207_H$

Ex-2 In the following program determine the return address of the Subroutine

LXI D, 705F ⇒ DE = 705F

8205 : CALL Sub1.

8208 : ↓ PC = 8208

① push stack

Sub1 : POP H HL = 8208

DAD D HL + DE = HL = FF67

PUSH H ⇒ Top of the stack = FF67

RET.

⇓

PC ⇒ Top of the stack

$PC = FF67_H$

PC ⇒ FF67 :

Ex-3 Determine the acc. value after executing the following program

Main pgm

CALL sub1

① ↓ XX YY

STACK

Subroutine

Sub1: XRA A ⇒ $A = 00_H$

CALL 4260_H.

4260: INR A ⇒ $A = 01_H$ | $A = 02_H$.

① push-stack RET ⇒ PC = 4260_H i.e XXYY → PC.

A = ? = 00. 02H

(5) Machine related, I/O Instruction:

1) a) NOP — No operation — 1|1|4. @ Delay ⓑ To avoid Addr. Relocation.

b) HLT — µp is Halted — 1|2 (OR) more|5 (OR) more.

E.g. NOP



* HLT:

→ After executing the halt instruction:

(i) it enters into halt acknoledgement machine cycle.

(ii) the Buses are tristated.

(iii) Registers values are unaffected.

(iv) Either reset (OR) interrupt is required to bring the µp out of the halt state.

⇒ As a Good program we have to use BPI (Break point interrupt) instead of HLT * as it takes less time as that of HLT for executing.

2)

Used in "I/O mapped I/O mode".

(a) IN 8 bit address. [8 bit addr.] 2|3|10 (FRI) (4+3+3)



(b) OUT 8 bit add. A → [8 bit add] 2|3|10 (FRO)

* IN 84_H

OUT $F4_H$.



Ex-1 After executing the following program determine which port receives the data

MVI A, 87_H. ⇒ A = 87_H

MOV B, A. ⇒ B = 87_H

Ans: PORT 2.

Again: JMP Next

XRA B

OUT PORT 1

HLT

Next: XRA B B ⇒ 00_H A ⊕ B ⇒ A = 00_H. | 00_H ⊕ 87_H ⇒ 87_H.

JP Again

OUT PORT 2 ← Acc = 87_H

HLT

0000 0000
+ 1000 0111
1000 0111

1000 0111
= -ve False

$\Rightarrow$ 87_H is sent to PORT2.

Ex-2 The following Programm reads signed no. in 2's Comp. form from port-1 when the execution of the program stops?

Again: IN PORT1 $\Rightarrow$ PORT 1 $\rightarrow$ A = Sxxx xxxx

If CY=0, S=0 +ve no.

RLC $\Rightarrow$ CY=S

JNC Again.

RRC If CY=1, S=1 -ve no.

HLT

$\Rightarrow$ the above program stops the execution when it reads a -ve no. from port+1.

(6) Additional Instruction:

(1) @ ~~DI~~ Disable Interrupts 1|1|4

$\Rightarrow$ { RST 7.5, 6.5, 5.5, INTR are disabled.

(b) EI Enable Interrupts 1|1|4

$\Rightarrow$ All ints are Enabled.



2) DAA Decimal adjust Acc ⇒ All flags are affected.

(BCD additions).

27_{10}
$+ 36_{10}$
63_{10}

MVI A, 27.
MVI B, $36
ADD B ⇒ A+B → A = 50H
DAA ⇒ A = 63
HLT

$$\begin{array}{rl} 27 = & 0010\ 0111 \\ +36 = & +0011\ 0110 \\ \hline & 0101\ 1101 \\ & +0000\ 0110 \\ \hline & 0110\ 0011 \\ & 6 \quad 3 \end{array}$$

= 63

Ex-1 Determine the PC value after executing the following programm.

LXI H, 8A79 ⇒ HL = 8A79.
MOV A, H ⇒ A → 8A
ADD L → A+L → A → 8A+79.
DAA A → 69.
MOV H, A H → 69.
PCHL PC → 6979.

PC = ?

$$\begin{array}{r} 1\ 1\ 1\ 1 \\ 1000\ 1010 \\ +0111\ 1001 \\ \hline 1\ 0000\ 0011 \\ 0110\ 0110 \\ \hline 0110\ 1001 \end{array}$$

69.

NOTE: → DAA Instruction is effective only after add instn it doesn't work for BCD subtraction.

Ex-2 Determine the fn of the following Program in B & C Register Contain BCD numbers

MVI A, 99. => A = 99.

SUB C → A → 99_{10} − C = 9's Comp. (C)

INR A → A + 1 → A → 10's Comp. (C).

ADD B → B + 10's C → A.

DAA → A → B − C.

HLT → A → B − C.

Let, B = 64;
C = 42;

99 − C = 99 − 42 = 57 → A

10's of A' = A = 58_H.

3) a)

SIM (Set Interrupt Mask):

i) selective disabling Interrupts.

ii) serial output of data.



1	1	4



* For serving RST 7.5 the required values are masking = 0, Q = 1.

Ex-1 Write instructions to mask RST 6.5 and RST 5.5.

=>

```
MVI A, 0BH.
SIM
```

=> RST 6.5, 5.5 are masked (disable).

TRAP, RST 7.5 ——>

INTR Can interrupt

Ex-2 Determine the o/p of the following program.



b) RIM (Read Interrupt mask)

(a) To know status of Interrupts.
(b) To read serial input [on SID pin of µp].

1/1/4



Ex-1 After executing RIM instruction the accumulator value is BC_H. Determine the status of the interrupt and the serial input.

Ans:

$A = BC_H = 1011\ 1100_2$



⇒ In 8085 µP the interrupts are disable in the following cases:

(i) When 'DI' instⁿ is executed.

(ii) When µp is Reset.

(iii) When µP Recognizes any one interrupt

⇒



* Restart Interrupts (Software Interrupts)!!

⇒ **RSTn** ; n = 0, 1, ..., 6, 7.

Instruction	opcode	Address.
RST 0	$C7_H$	0000_H
RST 1	CF_H	0008_H
RST 2	$D7_H$	0010_H
RST 3	DF_H	0018_H
RST 4	$E7_H$	0020_H
RST 5	EF_H	0028_H
RST 6	$F7_H$	0030_H
RST 7	FF_H	0038_H



operation

(a) $PC_H \longrightarrow ((SP-1))$

$PC_L \longrightarrow ((SP-2))$

and **SP = SP - 2.**

(b) $(nnn)_H \longrightarrow PC$.

⇒ Providing Addr. Location to NVI INTR:



Ex-1: How many times the following loops will be executed?

Assume initially All the flags are cleared.

(a) LXI B, 0002$_H$ Given Z=0.

Loop: DCX B	BC=0001	BC=0000$_H$	BC=FFFF$_H$	...
① Z=0	Z=0	Z≠0	Z=0	
JNZ Loop.	①		①	
⑥ Z=1				

* Infinite loop [∵ only Arith Instn "DCX B" doesn't affect any flags].

* Exceptions:

① ANA, ORA, XRA ⇒ CY=0.

② INX Rp, DCX Rp ⇒ No flags are affected.

③ INR R/M, DCR R/M ⇒ 'CY' flag is not affected.

b) XRA A given z=0 ⇒ A = 00H. ⇒ Z=1

Imp ** LXI B, 0002 ⇒ B = 0002H

Loop: DCX B ⇒ B = 0001H.

T z=0 { JNZ Loop. → Z=1.

↓ F z=1

F ⇓

* only once it is executed.

[∵ XRA A will set the zero flag.]

Ex-2 In the following program, How many times the decrement C instn is executed.

a) MVI C, 00H. ⇒ C=00H

Loop: DCR C

z=0 T { JNZ Loop.

* z=1 F

C = FFH = 255$_{10}$

C = FEH = 254$_{10}$

:

C = 00H = 0$_{10}$ (z=1 ⇒)

* DCR C is executed 256 times.

b) MVI B, 255_D.
MVI C, 255_D.
} B = C = 255_D



Ans: $(1 \times 255) + (254 \times 256)$ times.

DCR is executed

* 1st time => 255 times.

* Remaining 254 times => 256 times

Hence, $(1 \times 255) + (254 \times 256)$

c) MVI B, 255_D
MVI C, 255_D.
} B = C = 255_D



=> DCR is executed | 255 X 255 times |

✡ Addressing Modes:

=> It is the method of specifying the operand in an instruction.

=> Instruction: opcode Operand.

- opcode → Function ?
- Operand → Data ?
  - Regs / Rp
  - mem
  - Immidiate data.

Eg: MOV C, B

MOV → opcode

C, B → Operand

* 5 Types of addressing modes:

1. Register
2. Direct
3. Register Indirect
4. Immidiate
5. Impiicit / Impiied.

(✡)

① Register Addressing Mode:

⇒ Regs / R_p

Eg. (i) MOV C, A

→ A → C

(ii) ADD R

→ A + R → R

(iii) DAD R_p

→ HL + R_p → HL.

② Direct Addressing Mode:

→ It involes memory excess.

e.g: (i) `LDA 2540` ⇒



A ⇒ Direct.

memory
→ ↓ Address is given directly.

③ Register Indirect Addressing mode:

→ memory Address is specified by R_p & R.

e.g.: (i) `LDAX B` ⇒ BC = 8250H



So, Reg indirect.

(ii) Push H ⇒ SP = A000H. ⇒ Reg. Indirect



④ Immediate Addressing mode:

⇒ Source operand is alway 8 bit | 16 bit value.

E.g. : (i) MVI C, 32 ⇒ 32 → C

(ii) ADI 45 ⇒ A + 45 → A.

(iii) LXI B, 1020H ⇒ 1020H → BC

(iv) XRI 30H ⇒ A ⊕ 30 → A.

⑤ Implicit | Implied Addressing mode:

⇒ Source and destination are predefine.

E.g. RAL, RAR, CMA, CMC, STC, PCHL, XCHG, PCHL, XTHL.

Ex-1 Determine the addressing modes of the following instructions:

1) LHLD 9A00. → Direct

2) mov C, M → Reg. Indirect

3) NOP/HLT → ~~Implicit & Implied~~ No Addr. mode.

4) JMP 8250 → 8250 → PC → Immediate

5) MVI M, 32. => Reg. Indirect and also Immediate.

6) RET. => Reg. Indirect.



=> Reg. Indirect.

7) CALL 3800 => Reg. Indirect / Immediate.

8) DAA => Implied.

P) Which of the following Instⁿ is getting executed given ~~that~~ following:

Address : 4040_H

Data : 44_H

If mapped IO ← IO/$\overline{M}$: 1

X $\overline{RD}$: 1

writing ← $\overline{WR}$: 0.

(a) IN 40_H

(b) IN 44_H.

(c) OUT 40_H

(d) OUT 44_H

P) Which of the following will store the value of accumulator into a output device, whose address is $F250_H$ → mem. mapped IO

i) LXI H, F250
mov A, M

(ii) LXI H, F250
OUT M

(iii) LXI H, F250
OUT F250

(iv) LXI H, F250.
mov M, A.
→ A ⟶ M
A → i.e. output device.

* Delay Program:

		T-States
1)	MVI B, FF	7T
Loop:	DCR B	4T
	JNZ Loop.	7T / 10T
		≈10T

False

True

$\Rightarrow T_D = T_0 + T_L$;

T_0 = Delay outside Loop.

$T_0 = 7T = (7 \times 320ns)$

T_L = Delay within the loop.

$= (Count_{10} \times$ No. of T-states in loop $\times T)$

$T_L = (255_{10} \times 14 \times 320ns)$

$\therefore T_D = (7 \times 320ns) + (255 \times 14 \times 320ns) - (3 \times 320ns)$

↑ correction.

2)	LXI B, $FFFF_H$	10T
Loop:	DCX B	6T
	MOV A,C	4T
	ORA B	4T
	JNZ Loop	10T / 7T
	↓ 2=1	True / False

$\Rightarrow \quad T_0 = 10T = [10 \times 320ns]$

$T_L = [Count_{10} \times 24T]$

$= [65,535 \times 24 \times 320ns]$

$\therefore \quad T_D = T_0 + T_L$

$T_D = [10 \times 320ns] + [65,535 \times 24 \times 320ns].$

* Nested loop: (Loop within loop).

$\Rightarrow$

		T-states.
	MVI B, Count 2	7T
Loop 2:	MVI C, Count 1	7T
Loop 1:	DCR C	4T
	JNZ Loop 1	$\approx 10T$ (T_{L1})
	DCR B	4T
	JNZ Loop 2	$\approx 10T$

$\Downarrow$

$$T_D = [21T + T_{L1}]\ Count2_{10} + [7 \times 320ns] - [Count2 \times 3T] - [3T].$$

Where $T_{L1} = [Count1_{10} \times 14 \times 320ns]$

$$* \quad T_D = (21T + T_{L1})\ Count2_{10} + (7 \times 320ns) - [Count2 + 1]\ 3T.$$

→ JNZ Loop 1 is false Count 2 times.

⇒ Subtract [count 2 × 3T].

JNZ loop 2 is false only one time.

⇒ Subtract 3T.

* General Points:

① (a) 1-Byte unConditional CALL Instruction = RSTn

(b) 1-Byte unconditional JMP Instruction = PCHL

② The DMA input HOLD is having the preference over non-maskable interrupt TRAP.

③ µp Checks the ready pin in T_2 state of each machine cycle. If it finds it as 'zero' it inserts wait T-states betn T_2 & T_3 until the ready becomes one.

④ How to shift 16 bit data towards left by 1 bit?

⇒ i) Store 16 bit no. into HL pair.

ii) Use DAD H instruction.

$$HL = 0000\ 0000\ 0000\ 0100_2 = 4_{10}$$

$$+HL = 0000\ 0000\ 0000\ 1000_2 = \times 2 = 8_{10}$$

$$\overline{HL}$$

⑤ In I/O mapped I/O mode can we give the same address to a input device and o/p device?

=> Yes, because they can be recognized based on their control signals. Hence, in this mode we can connect 256 input devices and 256 output devices in total 512.

Addr = F4H Addr = F4H

8085 µP

① Address => $A_7 - A_0 = F4_H$ | $A_{15} - A_8 = F4_H$

② Control signal => $IO/\overline{M} = 1$, $\overline{WR} = 0$ → output device.

③ Data